



AMDU040N035LVRH

Single N-channel Trench MOSFET 40V 3.5mΩ

FEATURES



- Trench power MOSFET technology
- Single N-channel trench, logic level
- Enhanced avalanche ruggedness
- 100% Avalanche tested
- Maximum 175°C junction temperature

PRODUCT VALIDATION

- Qualified according to AEC-Q101 Standard

KEY PERFORMANCE PARAMETERS

V_{DS}	40	V
$R_{DS(on), typ.}$	2.6	mΩ
I_D	106	A
Qg	24	nC
Junction temperature _{, max}	175	°C



RoHS Compliant
HALOGEN-FREE



ORDERING INFORMATION

Type / Ordering Code	Package	Marking	Packing	RoHS Status
AMDU040N035LVRH	PDFN56	040N035L	Tape & Reel	Halogen Free

<http://www.magnachip.com/>

ABSOLUTE MAXIMUM RATINGS (T_c = 25°C, unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-source Voltage		V _{DS}	40	V
Gate-source Voltage		V _{GS}	± 20	
Drain current	T _c =25°C (Silicon Limited)	I _D	106	A
	T _c =25°C (Package Limited)		100	
	T _c =100°C (Silicon Limited)		75	
¹⁾ Pulsed drain current	T _c =25°C	I _{DM}	400	
Total power dissipation	T _c =25°C	P _{tot}	71	W
	T _c =100°C		35	
²⁾ Avalanche energy, single pulse		E _{AS}	88	mJ
Operating and storage temperature		T _j , T _{stg}	- 55 ~ 175	°C

THERMAL CHARACTERISTICS

Parameter	Symbol	Rating	Unit
³⁾ Thermal resistance, junction - case	R _{θJC}	2.1	°C/W
³⁾ Thermal resistance, junction - ambient	R _{θJA}	60	

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, unless otherwise specified)**STATIC CHARACTERISTICS**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Drain-source breakdown voltage	$V_{(BR)DSS}$	40	-	-	V	$V_{GS}=0\text{ V}$, $I_D=250\text{ }\mu\text{A}$
Gate threshold voltage	$V_{GS(th)}$	1.1	-	2.5	V	$V_{DS}=V_{GS}$, $I_D=250\text{ }\mu\text{A}$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS}=40\text{ V}$, $V_{GS}=0\text{ V}$
Gate-source leakage current	I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 20\text{ V}$, $V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	4.0	5.8	m Ω	$V_{GS}=4.5\text{ V}$, $I_D=50\text{ A}$
		-	2.6	3.5		$V_{GS}=10\text{ V}$, $I_D=50\text{ A}$
⁴⁾ Gate resistance	R_G	-	3.0	-	Ω	$f=1\text{ MHz}$
⁴⁾ Transconductance	g_{fs}	-	85	-	S	$V_{DS}=10\text{ V}$, $I_D=50\text{ A}$

⁴⁾ DYNAMIC CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Input capacitance	C_{iss}	-	1729	-	pF	$V_{GS}=0\text{ V}$, $V_{DS}=20\text{ V}$, $f=1\text{ MHz}$
Output capacitance	C_{oss}	-	458	-		
Reverse transfer capacitance	C_{rss}	-	37	-		
Turn-on delay time	$t_{d(on)}$	-	13	-	ns	$V_{DD}=20\text{ V}$, $V_{GS}=10\text{ V}$, $I_D=50\text{ A}$, $R_{G,ext}=3\Omega$
Rise time	t_r	-	6	-		
Turn-off delay time	$t_{d(off)}$	-	38	-		
Fall time	t_f	-	10	-		

⁴⁾ GATE CHARGE CHARACTERISTICS

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Gate to source charge	Q_{gs}	-	6	-	nC	$V_{DD}=32\text{ V}$, $I_D=50\text{ A}$, $V_{GS}=0\text{ to }10\text{ V}$
Gate charge at threshold	$Q_{gs(th)}$	-	2	-		
Gate to drain charge	Q_{gd}	-	4	-		
Switching charge	Q_{sw}	-	8	-		
Gate charge total	Q_g	-	24	-		
Gate plateau voltage	$V_{plateau}$	-	3.7	-	V	

SOURCE-DRAIN DIODE

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
⁴⁾ Diode continuous forward current	I_S	-	-	100	A	-
⁴⁾ Diode pulse current	$I_{S,pulse}$	-	-	400		pulsed; $t_p \leq 10\text{ }\mu\text{s}$
Diode forward voltage	V_{SD}	-	0.8	1.1	V	$V_{GS}=0\text{ V}$, $I_F=20\text{ A}$
⁴⁾ Reverse recovery time	t_{rr}	-	24	-	ns	$I_F=50\text{ A}$, $di_F/dt=100\text{ A}/\mu\text{s}$
⁴⁾ Reverse recovery charge	Q_{rr}	-	18	-	nC	

Notes

- Pulse width limited by T_{Jmax}
- Starting $T_J=25^\circ\text{C}$, $L=1\text{ mH}$, $I_{AS}=13.3\text{ A}$, $V_{DD}=36\text{ V}$, $V_{GS}=10\text{ V}$
- Surface mounted FR-4 board by JEDEC (jesd51-7)
- The parameter is not subject to production testing - guaranteed by design.


Electrical Characteristics Diagrams ($T_J = 25^\circ\text{C}$, unless otherwise specified)

Fig. 1. Typ. Output Characteristics




Fig. 2. Typ. Drain to Source On-Resistance




Fig. 3. On-Resistance vs. Junction Temperature




Fig. 4. On-Resistance vs. Gate to source Voltage




Fig. 5. Typ. Transfer Characteristics










Fig. 6. Forward Characteristics of Reverse Diode

Electrical Characteristics Diagrams ($T_J = 25^\circ\text{C}$, unless otherwise specified)

Electrical Characteristics Diagrams (T_J = 25 °C, unless otherwise specified)




Fig. 13. Avalanche Characteristics




Fig. 14. V(BR)DSS Variation with Temperature (Normalized)





Fig. 15. Power dissipation

Package Outlines

PDFN56



Symbol	Dimension (mm)		
	Min	Nom	Max
A	0.90	-	1.10
b	0.33	-	0.49
b1	0.26	-	1.36
C	0.25 BSC		
D	5.15 BSC		
D1	5.00 BSC		
D2	3.70	-	3.90
E	6.15 BSC		
E1	6.00 BSC		
E2	3.56	-	3.76
e	1.27 BSC		
H	0.50	-	0.71
H1	0.03	-	0.13
L	0.74	-	0.84
L1	0.03	-	0.13
R	0.48	-	0.58
a	0°	-	12°

Notes

Package body size, length and width do not include mold flash, protrusions and gate burrs.

DISCLAIMER :

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product.  Magnachip is registered trademark of Magnachip Semiconductor Ltd.