



AMDU040N028LVRH

Single N-channel Trench MOSFET 40V 2.8mΩ 100A

FEATURES



- Trench power MOSFET technology
- Single N-channel trench, Logic level
- Enhanced avalanche ruggedness
- 100% Avalanche tested
- Maximum 175°C junction temperature

PRODUCT VALIDATION

- Qualified according to AEC-Q101 Standard

KEY PERFORMANCE PARAMETERS

V_{DS}	40	V
$R_{DS(on), typ.}$	0.0024	Ω
I_D	100	A
Q_g	30	nC
Junction temperature _{, max}	175	°C



RoHS Compliant
HALOGEN-FREE



ORDERING INFORMATION

Type / Ordering Code	Package	Marking	Packing	RoHS Status
AMDU040N028LVRH	PDFN56	040N028L	Tape & Reel	Halogen Free

<http://www.magnachip.com/>

ABSOLUTE MAXIMUM RATINGS, at T_C = 25°C, unless otherwise specified

PARAMETER		SYMBOL	RATING	UNIT
Drain-source Voltage		V _{DS}	40	V
Gate-source Voltage		V _{GS}	± 20	
Drain current	Tc=25°C (Silicon Limited)	I _D	121	A
	Tc=25°C (Package Limited)		100	
	Tc=100°C (Silicon Limited)		86	
¹⁾ Pulsed drain current	Tc=25°C	I _{DM}	400	
Total power dissipation	Tc=25°C	P _{tot}	75	W
	Tc=100°C		37	
²⁾ Avalanche energy, single pulse		E _{AS}	107	mJ
Operating and storage temperature		T _j , T _{stg}	- 55 ~ 175	°C

THERMAL CHARACTERISTICS

PARAMETER	SYMBOL	RATING	UNIT
Thermal resistance, junction - case	R _{θJC}	2.0	°C/W
³⁾ Thermal resistance, junction - ambient	R _{θJA}	60	

ELECTRICAL CHARACTERISTICS (T_J = 25°C)**STATIC CHARACTERISTICS**

PARAMETER	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Drain-source breakdown voltage	V _{(BR)DSS}	40	-	-	V	V _{GS} =0 V, I _D =250 μA
Gate threshold voltage	V _{GS(th)}	1.1	-	2.5	V	V _{DS} =V _{GS} , I _D =250 μA
Zero gate voltage drain current	I _{DSS}	-	-	1	μA	V _{DS} =40 V, V _{GS} =0 V
Gate-source leakage current	I _{GSS}	-	-	± 100	nA	V _{GS} =±20 V, V _{DS} =0 V
Drain-source on-state resistance	R _{DS(on)}	-	3.5	5.0	mΩ	V _{GS} =4.5 V, I _D =20 A
		-	2.4	2.8		V _{GS} =10V, I _D =20 A
⁴⁾ Gate resistance	R _G	-	3.4	-	Ω	f=1MHz
⁴⁾ Transconductance	g _{fs}	-	86	-	S	V _{DS} =10 V, I _D =50 A

⁴⁾ DYNAMIC CHARACTERISTICS

PARAMETER	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Input capacitance	C _{iss}	-	1980	-	pF	V _{GS} =0 V, V _{DS} =20 V, f=1 MHz
Output capacitance	C _{oss}	-	578	-		
Reverse transfer capacitance	C _{rss}	-	43	-		
Turn-on delay time	t _{d(on)}	-	12	-	ns	V _{DD} =20 V, V _{GS} =10 V, I _D =50 A, R _{G,ext} =3Ω
Rise time	t _r	-	9	-		
Turn-off delay time	t _{d(off)}	-	45	-		
Fall time	t _f	-	14	-		

⁴⁾ GATE CHARGE CHARACTERISTICS

PARAMETER	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
Gate to source charge	Q _{gs}	-	5	-	nC	V _{DD} =32 V, I _D =50 A, V _{GS} =0 to 10 V
Gate charge at threshold	Q _{gs(th)}	-	3	-		
Gate to drain charge	Q _{gd}	-	5	-		
Switching charge	Q _{sw}	-	7	-		
Gate charge total	Q _g	-	30	-		
Gate plateau voltage	V _{plateau}	-	3.3	-	V	

SOURCE-DRAIN DIODE

PARAMETER	Symbol	Min.	Typ.	Max.	Unit	Conditions / Note
⁴⁾ Diode continuous forward current	I _S	-	-	100	A	-
⁴⁾ Diode pulse current	I _{S,pulse}	-	-	400		pulsed; t _p ≤ 10 μs
Diode forward voltage	V _{SD}	-	0.8	1.1	V	V _{GS} =0 V, I _F =20 A
⁴⁾ Reverse recovery time	t _{rr}	-	44	-	ns	I _F =50 A, di _F /dt=100 A/μs
⁴⁾ Reverse recovery charge	Q _{rr}	-	45	-	nC	

Notes

- Pulse width limited by T_{Jmax}
- Starting T_J=25°C, L=1mH, I_{AS}=14.6A, V_{DD}=36V, V_{GS}=10V
- Surface mounted FR-4 board by JEDEC (jesd51-7)
- The parameter is not subject to production testing - guaranteed by design.

ELECTRICAL CHARACTERISTICS DIAGRAMS (25 °C, unless otherwise noted)




Fig. 1. Typ. Output Characteristics




Fig. 2. Typ. Drain to Source On-Resistance




Fig. 3. On-Resistance vs. Junction Temperature




Fig. 4. On-Resistance vs. Gate to Source Voltage




Fig. 5. Typ. Transfer Characteristics










Fig. 6. Forward Characteristics of Reverse Diode

ELECTRICAL CHARACTERISTICS DIAGRAMS (25 °C, unless otherwise noted)



ELECTRICAL CHARACTERISTICS DIAGRAMS (25 °C, unless otherwise noted)




Fig. 13. Avalanche Characteristics




Fig. 14. BV_{DSS} Variation with Temperature (Normalized)





Fig. 15. Power dissipation

Package Outlines

PDFN56



Symbol	Dimension (mm)		
	Min	Nom	Max
A	0.90	-	1.10
b	0.33	-	0.49
b1	0.26	-	1.36
C	0.25 BSC		
D	5.15 BSC		
D1	5.00 BSC		
D2	3.70	-	3.90
E	6.15 BSC		
E1	6.00 BSC		
E2	3.56	-	3.76
e	1.27 BSC		
H	0.50	-	0.71
H1	0.03	-	0.13
L	0.74	-	0.84
L1	0.03	-	0.13
R	0.48	-	0.58
a	0°	-	12°

Notes

Package body size, length and width do not include mold flash, protrusions and gate burrs.

DISCLAIMER :

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product.  Magnachip is registered trademark of Magnachip Semiconductor Ltd.