MDW1201E

Common-Drain Dual N-Channel Trench MOSFET 12V

General Description

The MDW1201E uses advanced MagnaChip's MOSFET Technology, which provides high performance in on-state resistance, high switching performance and excellent reliability. Excellent low $R_{DS(ON)}$, low gate charge operation and operation for Battery Application.

Features

- V_{DS} = 12V
- Drain-Source ON Resistance;
  $R_{DS(ON)}$ < 6.9mΩ @ V_{GS} = 3.0V
  $R_{DS\ (ON)}$ < 6.0mΩ @ V_{GS} = 3.9V

Applications

- Portable Battery Protection Module



Chip Layout
(Drain is the backside of the wafer (TOP View))



Absolute Maximum Ratings (Ta = 25°C unless otherwise noted) Note 1

Characteristics	Symbol	Rating	Units
Drain-Source Voltage	V_{DSS}	12	V
Gate-Source Voltage	V_{GSS}	±8	V
Junction and Storage Temperature Range	T_J, T_{stg}	-55~150	°C

Electrical Characteristics (Ta =25°C unless otherwise noted)

Characteristics	Symbol	Test Condition	Min	Typ	Max	Units
Static Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	I_D = 250μA, V_{GS} = 0V	12	-	-	V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250μA	0.5	1.0	1.5	
Drain Cut-Off Current	I_{DSS}	V_{DS} = 10V, V_{GS} = 0V	-	-	1.0	μA
Gate Leakage Current	I_{GSS}	V_{GS} = ±8V, V_{DS} = 0V	-	-	10	μA
Drain-Source Resistance Note 2	$R_{DS(ON)}$	V_{GS} = 3.0V, I_D = 3.0A	-	5.8	6.9	mΩ
		V_{GS} = 3.9V, I_D = 3.0A	-	5.0	6.0	
Forward Transconductance	g_{fs}	V_{DS} = 5V, I_D = 8.0A	-	33	-	S
Dynamic Characteristics Note 3						
Total Gate Charge	Q_g	V_{DS} = 6V, I_D = 8.0A, V_{GS} = 4.5V	-	17	-	nC
Gate-Source Charge	Q_{gs}		-	3.8	-	
Gate-Drain Charge	Q_{gd}		-	8	-	
Input Capacitance	C_{iss}	V_{DS} = 6V, V_{GS} = 0V, f = 1MHz	-	1728	-	pF
Reverse Transfer Capacitance	C_{rss}		-	531	-	
Output Capacitance	C_{oss}		-	621	-	
Turn-On Delay Time	$t_{d(on)}$	V_{GS} = 4.5V, V_{DS} = 6V, I_D = 8A, R_G = 6 Ω	-	20	-	us
Rise Time	t_r		-	22	-	
Turn-Off Delay Time	$t_{d(off)}$		-	1.8	-	
Fall Time	t_f		-	0.9	-	
Drain-Source Body Diode Characteristics Note 3						
Source-Drain Diode Forward Voltage	V_{SD}	I_S = 1.0A, V_{GS} = 0V	-	0.65	1.0	V

Notes :

1. The device current rating is derived from its thermal resistance and from the number and diameter of bonding wires. The testing current at wafer level is set only for ease of testing. Actual package current ratings can be much higher.

2. $R_{DS(ON)}$ is Single MOS . In this case, $R_{DS(ON)}$ is $R_{SS(ON)}$ / 2

3. Dynamic Characteristics and Drain-Source Body Diode Characteristics are tested on SOIC-8L Package.

4. No SOA curves are provided because they are dependent on package thermal resistance



Fig.1 On-Region Characteristics



Fig.2 Transfer Characteristics



Fig.3 On-Resistance Variation with Temperature



Fig.4 Body Diode Forward Voltage Variation with Source Current and Temperature



Fig.5 Capacitance Characteristics

Die Layout and Construction



Contents	Value
Wafer Thickness	145±5 ㎛
Metal (Top)	Al-Cu-Si
Metal (Back)	V/Ni/Ag
Passivation Layer	Yes
Die Size (With Scribe lane)	2,240×1,300 ㎛ ^{2}
Scribe lane width	60 ㎛
Gate Pad Open Size	180 ×180 ㎛ ^{2}
Gross Die (per Wafer)	9,315ea

DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.