

MMHS70R1K6RZ

700V 1.6Ω N-channel MOSFET


■ Description

MMHS70R1K6RZ is power MOSFET using Magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI and low switching loss as well as excellent ESD capability to designers.

■ Key Parameters

| Parameter | Value | Unit |
|----------------------|-------|------|
| $V_{DS} @ T_{j,max}$ | 750 | V |
| $R_{DS(on),max}$ | 1.69 | Ω |
| $V_{TH,typ}$ | 3.0 | V |
| I_D | 5.4 | A |
| $Q_{g,typ}$ | 5.3 | nC |

■ Package & Internal Circuit



■ Features

- Low power loss by high speed switching and low on-resistance
- 100% avalanche tested
- Green package – Pb free plating, halogen free
- Zener-integrated

■ Applications

- Switching applications
- Flyback topologies
- Chargers, adaptors, lighting applications

■ Ordering Information

| Order Code | Marking | Temp. Range | Package | Packing | RoHS Status |
|-----------------|----------|-------------|------------|---------|-------------|
| MMHS70R1K6RZURH | 70R1K6RZ | -55 ~ 150°C | SOT-223-2L | Reel | Compliant |

■ Absolute Maximum Rating ($T_c=25^\circ\text{C}$ unless otherwise specified)

| Parameter | Symbol | Rating | Unit | Note |
|-----------------------------------------------|-----------|-----------|------------------|-------------------------|
| Drain - source voltage | V_{DSS} | 700 | V | |
| Gate - source voltage | V_{GSS} | ± 20 | V | |
| Continuous drain current ¹⁾ | I_D | 5.4 | A | $T_c=25^\circ\text{C}$ |
| | | 3.4 | A | $T_c=100^\circ\text{C}$ |
| Pulsed drain current ²⁾ | I_{DM} | 16.2 | A | |
| Power dissipation | P_D | 5.7 | W | |
| Single - pulse avalanche energy ³⁾ | E_{AS} | 26 | mJ | |
| MOSFET dv/dt ruggedness | dv/dt | 50 | V/ns | |
| Diode dv/dt ruggedness ⁴⁾ | dv/dt | 15 | V/ns | |
| Storage temperature | T_{stg} | -55 ~ 150 | $^\circ\text{C}$ | |
| Maximum operating junction temperature | T_j | 150 | $^\circ\text{C}$ | |

- 1) I_D limited by maximum junction temperature
- 2) Pulse width t_P limited by $T_{j,max}$
- 3) $I_{AS} = 1.4\text{A}$, $L = 30\text{mH}$
- 4) $I_{SD} \leq I_D$, $V_{DS,peak} \leq V_{(BR)DSS}$

■ Thermal Characteristics

| Parameter | Symbol | Value | Unit |
|------------------------------------------|------------|-------|--------------------|
| Thermal resistance, junction-case max | R_{thJC} | 22.0 | $^\circ\text{C/W}$ |
| Thermal resistance, junction-ambient max | R_{thJA} | 75 | $^\circ\text{C/W}$ |

■ Static Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Test Condition |
|----------------------------------|---------------|------|------|------|----------|-----------------------------------|
| Drain–source breakdown voltage | $V_{(BR)DSS}$ | 700 | - | - | V | $V_{GS} = 0V, I_D = 1mA$ |
| Gate threshold voltage | $V_{GS(th)}$ | 2.0 | 3.0 | 4.0 | V | $V_{DS} = V_{GS}, I_D = 250\mu A$ |
| Zero gate voltage drain current | I_{DSS} | - | - | 1.0 | μA | $V_{DS} = 700V, V_{GS} = 0V$ |
| Gate leakage current | I_{GSS} | - | - | 10 | μA | $V_{GS} = \pm 20V, V_{DS} = 0V$ |
| Drain-source on-state resistance | $R_{DS(ON)}$ | - | 1.49 | 1.69 | Ω | $V_{GS} = 10V, I_D = 1.0A$ |

■ Dynamic Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Test Condition |
|-----------------------------------------------------------|--------------|------|------|------|----------|----------------------------------------------------------------|
| Input capacitance | C_{iss} | - | 172 | - | pF | $V_{DS} = 100V, V_{GS} = 0V,$ $f = 400kHz$ |
| Output capacitance | C_{oss} | - | 10 | - | | |
| Reverse transfer capacitance | C_{rss} | - | 0.5 | - | | |
| Effective output capacitance energy related ⁵⁾ | $C_{o(er)}$ | - | 10 | - | | $V_{DS} = 0V$ to 560V, $V_{GS} = 0V, f = 400kHz$ |
| Turn-on delay time | $t_{d(on)}$ | - | 6.5 | - | ns | $V_{GS} = 10V, R_G = 25\Omega,$ $V_{DS} = 350V, I_D = 5.4A$ |
| Rise time | t_r | - | 15 | - | | |
| Turn-off delay time | $t_{d(off)}$ | - | 18 | - | | |
| Fall time | t_f | - | 15 | - | | |
| Total gate charge | Q_g | - | 5.3 | - | nC | $V_{GS} = 10V, V_{DS} = 560V,$ $I_D = 5.4A$ |
| Gate–source charge | Q_{gs} | - | 1.0 | - | | |
| Gate–drain charge | Q_{gd} | - | 2.9 | - | | |
| Gate resistance | R_G | - | 12 | - | Ω | $V_{GS} = 0V, f = 1.0MHz$ |

5) $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$

■ Reverse Diode Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Test Condition |
|----------------------------------|-----------|------|------|------|---------------|---------------------------------------------------------------------------------------|
| Continuous diode forward current | I_{SD} | - | - | 5.4 | A | |
| Diode forward voltage | V_{SD} | - | - | 1.4 | V | $I_{SD} = 5.4\text{A}$, $V_{GS} = 0\text{V}$ |
| Reverse recovery time | t_{rr} | - | 485 | - | ns | $I_{SD} = 5.4\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ $V_{DD} = 100\text{V}$ |
| Reverse recovery charge | Q_{rr} | - | 0.2 | - | μC | |
| Reverse recovery current | I_{rrm} | - | 6.5 | - | A | |


■ Characteristic Graph








Fig.7 Gate charge characteristics

Fig.8 Capacitance characteristics

Fig.9 Threshold voltage variation with junction temperature

Fig.10 Drain current

Fig.11 power dissipation variation with pulse time

Fig.12 Output capacitance stored energy


Fig.13 Transient thermal response





Fig.14 Safe operating area




■ Test Circuit


Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit





Fig18-2. Unclamped inductive waveform


Physical Dimension
SOT-223(2L)


Note : Package body size, length and width do not include mold flash, protrusions and gate burrs

| Symbol | Dimension (mm) | | |
|----------|----------------|-----|------|
| | Min | Nom | Max |
| A | - | - | 1.80 |
| A1 | 0.00 | - | 0.10 |
| A2 | 1.50 | - | 1.70 |
| b | 0.60 | - | 0.84 |
| b1 | 0.60 | - | 0.79 |
| b2 | 2.90 | - | 3.10 |
| b3 | 2.84 | - | 3.05 |
| c | 0.23 | - | 0.35 |
| c1 | 0.23 | - | 0.33 |
| D | 6.20 | - | 6.70 |
| E | 6.70 | - | 7.30 |
| E1 | 3.30 | - | 3.70 |
| e | 4.60 BASIC | | |
| L | 0.75 | - | - |
| Θ | 0° | - | 10° |

DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product.  Magnachip is a registered trademark of Magnachip Semiconductor Ltd.