




# AMDW040N014VF

Single N-channel Trench MOSFET 40V 1.4mΩ


## FEATURES

- Trench power MOSFET technology
- N-channel, normal level
- Bare die (Sawn on Film)
- Maximum 175°C junction temperature
- AEC-Q101 qualified



## PRODUCT SUMMARY

$V_{DS}$	40	V
$R_{DS(on)}$ , typ. (PDFN56)	0.0011	$\Omega$
Die size	2.9 x 3.6	mm
Thickness (nom.)	100	$\mu\text{m}$



## ABSOLUTE MAXIMUM RATINGS

at  $T_C = 25^\circ\text{C}$ , unless otherwise specified

PARAMETER	SYMBOL	RATING	UNIT
Drain-source Voltage	$V_{DS}$	40	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Operating junction and storage temperature	$T_j, T_{stg}$	- 55 to +175	$^\circ\text{C}$

## ORDERING INFORMATION

Type / Ordering Code	Package	Marking	Packing	RoHS Status
AMDW040N014VF	Bare Die	not defined	Sawn on Film	Halogen Free

<http://www.magnachip.com>

**WAFER LEVEL ELECTRICAL TEST**at  $T_J = 25^\circ\text{C}$ , unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
<b>Static</b>						
Drain-source breakdown voltage	$V_{(BR)DSS}$	40	-	-	V	$V_{GS}=0\text{ V}, I_D=250\ \mu\text{A}$
Gate threshold voltage	$V_{GS(th)}$	2.35	3.10	3.85	V	$V_{DS}=V_{GS}, I_D=250\ \mu\text{A}$
Zero gate voltage drain current	$I_{DSS}$	-	-	1	$\mu\text{A}$	$V_{DS}=40\text{ V}, V_{GS}=0\text{ V}$
Gate-source leakage current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{ V}, V_{DS}=0\text{ V}$
<sup>1)</sup> Drain-source on-state resistance	$R_{DS(on)}$	-	1.70	2.10	m $\Omega$	$V_{GS}=10\text{ V}, I_D=18\text{ A}$
Diode forward voltage	$V_{SD}$	-	0.86	1.2	V	$V_{GS}=0\text{ V}, I_S=18\text{ A}$

<sup>2)</sup> **Static DC Parameters When Packaged in PDFN56**

Drain-source breakdown voltage	$V_{(BR)DSS}$	40	-	-	V	$V_{GS}=0\text{ V}, I_D=250\ \mu\text{A}$
Gate threshold voltage	$V_{GS(th)}$	2.35	3.10	3.85	V	$V_{DS}=V_{GS}, I_D=250\ \mu\text{A}$
Zero gate voltage drain current	$I_{DSS}$	-	-	1	$\mu\text{A}$	$V_{DS}=40\text{ V}, V_{GS}=0\text{ V}$
Gate-source leakage current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20\text{ V}, V_{DS}=0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	1.10	1.40	m $\Omega$	$V_{GS}=10\text{ V}, I_D=50\text{ A}$
<sup>3)</sup> Forward transconductance	$g_{fs}$	-	130	-	S	$V_{DS}=10\text{ V}, I_D=50\text{ A}$

<sup>3)</sup> **Dynamic Parameters**

Total gate charge	$Q_g$	-	71	-	nC	$V_{DD}=20\text{ V}, I_D=50\text{ A}, V_{GS}=0\text{ to }10\text{ V}$
Gate-source charge	$Q_{gs}$	-	26	-		
Gate-drain charge	$Q_{gd}$	-	11	-		

**MECHANICAL DATA**


CONTENTS	CONFIGURATION
Passivation	Nitride (400 Å) / PSPI (5.5 $\mu\text{m}$ )
Back Metal Composition (Thickness)	Ti (1,000 Å) – NiV (5,000 Å) – Ag (2,200 Å)
Front Metal Composition (Thickness)	Al (40,000 Å) – Ni-Au (10,550 Å)
Die Dimension (with S/L)	2,900 $\mu\text{m}$ x 3,600 $\mu\text{m}$
Gate Pad Dimension	150 $\mu\text{m}$ x 150 $\mu\text{m}$
Wafer Diameter	200 mm, with 100 flat
Wafer Thickness	100 $\mu\text{m}$

**Notes**

- Limited by wafer sort-equipment
- When in PDFN56 package with solder die attach, Cu source clip, subject to final test conditions.
- Guaranteed by design, not subject to production testing.


# Die information

Wafer



**DISCLAIMER :**

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product.  Magnachip are registered trademarks of Magnachip Semiconductor Ltd.