

MME80R290R 800V 0.29Ω N-channel MOSFET


Description

MME80R290R is power MOSFET using Magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user-friendly devices give an advantage of low EMI to designers as well as low switching loss.

Key Parameters

Parameter	Value	Unit
V_{DS} @ $T_{j,max}$	850	V
$R_{DS(on),max}$	0.29	Ω
$V_{TH,typ}$	3.0	V
I _D	17	Α
$Q_{g,typ}$	39	nC

■ Package & Internal Circuit



■ Features

- Low Power Loss by High Speed Switching and Low On-Resistance
- 100% Avalanche Tested
- Green Package Pb Free Plating, Halogen Free

Applications

- Flyback power supply stages
- Adapter
- Lighting
- Switching applications

Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
MME80R290RRH	80R290R	-55 ~ 150°C	D ² PAK	Reel	Compliant

1



■ Absolute Maximum Rating (T_c=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	V_{DSS}	800	V	
Gate – Source voltage	V_{GSS}	±30	V	
Continuous dusin summent(1)		17	Α	T _C =25 °C
Continuous drain current ⁽¹⁾	l _D	10.8	Α	T _C =100 °C
Pulsed drain current ⁽²⁾	I _{DM}	51	Α	
Power dissipation	P _D	255	W	
Single - pulse avalanche energy ⁽³⁾	E _{AS}	600	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness ⁽⁴⁾	dv/dt	15	V/ns	
Storage temperature	T_{stg}	-55 ~150	°C	
Maximum operating junction temperature	Tj	150	°C	

¹⁾ Id limited by maximum junction temperature

■ Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal resistance, junction-case max	R _{thjc}	0.49	°C/W
Thermal resistance, junction-ambient max	R _{thja}	18.6	°C/W

²⁾ Pulse width t_P limited by T_{j,max}

³⁾ IAS: 3.0 A

⁴⁾ $I_{SD} \leq I_{D}, V_{DS peak} \leq V_{(BR)DSS}$



■ Static Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Drain – Source Breakdown voltage	V _{(BR)DSS}	800	-	-	V	$V_{GS} = 0V$, $I_D = 1mA$
Gate Threshold Voltage	$V_{GS(th)}$	2	3	4	٧	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
Zero Gate Voltage Drain Current	I _{DSS}	-	-	1	μΑ	V _{DS} = 800V, V _{GS} = 0V
Gate Leakage Current	I _{GSS}	-	-	100	nA	$V_{GS} = \pm 30V$, $V_{DS} = 0V$
Drain-Source On State Resistance	R _{DS(ON)}	-	0.25	0.29	Ω	V _{GS} = 10V, I _D = 11A

■ Dynamic Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Input Capacitance	C _{iss}	-	1414	-		
Output Capacitance	C _{oss}	-	29.7	-	pF	$V_{DS} = 400V, V_{GS} = 0V,$ f = 400kHz
Reverse Transfer Capacitance	C _{rss}	-	3.8	-		
Effective Output Capacitance Energy Related ⁽⁵⁾	C _{o(er)}	-	43.7	-		V _{DS} = 0V to 640V,
Effective Output Capacitance Time Related ⁽⁶⁾	C _{o(tr)}		240			$V_{GS} = 0V$, $f = 400$ kHz
Turn On Delay Time	t _{d(on)}	-	28	-		$V_{GS} = 10V, R_G = 25\Omega,$ $V_{DD} = 400V, I_D = 17A$
Rise Time	t _r	-	50	-		
Turn Off Delay Time	t _{d(off)}	-	129	-	ns	
Fall Time	t _f	-	44	-		
Total Gate Charge	Q_g	-	39	-		
Gate – Source Charge	Q _{gs}	-	7.3	-	nC	$V_{GS} = 10V, V_{DD} = 640V,$ $I_{D} = 17A$
Gate – Drain Charge	Q_{gd}	-	19.2	-		
Gate Resistance	R _G	-	5.3	-	Ω	V _{GS} = 0V, f = 1MHz

 $C_{o(er)}$ is a capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$

 $C_{o(tr)}$ is a capacitance that gives the same stored charging time as C_{OSS} while V_{DS} is rising from 0V to 80% $V_{(BR)DSS}$






■ Reverse Diode Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Continuous Diode Forward Current	I _{SD}	-	-	17	Α	
Diode Forward Voltage	V_{SD}	•	-	1.4	٧	$I_{SD} = 17A, V_{GS} = 0V$
Reverse Recovery Time	t _{rr}	ı	466	ı	ns	1 170
Reverse Recovery Charge	Qrr	-	7.6	1	μC	$I_{SD} = 17A$ di/dt = 100A/µs $V_{DD} = 100V$
Reverse Recovery Current	I _{rrm}	-	32.5	-	Α	v _{DD} = 100 v




■ Characteristic Graph
















■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit





Fig18-2. Unclamped inductive waveform



■ Physical Dimension

D²PAK(TO-263)



Note: Package body size, length and width do not include mold flash, protrusions and gate burrs.

Symbol	Di	Dimension (mm)					
Cyllibol	Min	Nom	Max				
Α	4.064	-	4.826				
A1	-	-	0.254				
ь	0.508	-	0.99				
b2	1.140	1	1.778				
c	0.310	-	0.736				
c2	1.140	-	1.650				
D	8.382	-	9.652				
D1	6.6	1	-				
E	9.652	ı	10.668				
E1	6.223	ı	-				
0		BSC 2.54					
Н	14.605	ı	15.875				
L	1.778	-	2.794				
L1	-	-	1.676				
L2	-	-	1.778				
L3	BSC 0.254						





DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. MagnaChip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product. is Magnachip a registered trademark of Magnachip Semiconductor Ltd.