

MMD70R900Q

700V 0.9Ω N-channel MOSFET


■ Description

MMD70R900Q is power MOSFET using Magnachip's advanced super junction technology that can realize very low on-resistance and gate charge. It will provide much high efficiency by using optimized charge coupling technology. These user friendly devices give an advantage of Low EMI to designers as well as low switching loss.

■ Key Parameters

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	750	V
$R_{DS(on),max}$	0.9	Ω
$V_{TH,typ}$	3	V
I_D	5	A
$Q_{g,typ}$	11	nC

■ Package & Internal Circuit



■ Features

- Low Power Loss by High Speed Switching and Low On-Resistance
- Excellent ESD robustness
- 100% Avalanche Tested
- Green Package – Pb Free Plating, Halogen Free
- Product validation acc. JEDEC Standard

■ Applications

- PFC Power Supply Stages
- Switching Applications
- Adapter

■ Ordering Information

Order Code	Marking	Temp. Range	Package	Packing	RoHS Status
MMD70R900QRH	70R900Q	-55 ~ 150°C	TO-252(2L)	Reel	Compliant

■ Absolute Maximum Rating ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit	Note
Drain – Source voltage	V_{DSS}	700	V	
Gate – Source voltage	V_{GSS}	± 30	V	
Continuous drain current	I_D	5	A	$T_c=25^\circ\text{C}$
		3	A	$T_c=100^\circ\text{C}$
Pulsed drain current ⁽¹⁾	I_{DM}	15	A	
Power dissipation	P_D	36	W	
Single - pulse avalanche energy	E_{AS}	45	mJ	
MOSFET dv/dt ruggedness	dv/dt	50	V/ns	
Diode dv/dt ruggedness ⁽²⁾	dv/dt	15	V/ns	
Storage temperature	T_{stg}	-55 ~ 150	$^\circ\text{C}$	
Maximum operating junction temperature	T_j	150	$^\circ\text{C}$	

1) Pulse width t_p limited by $T_{j,max}$

2) $I_{SD} \leq I_D, V_{DS\ peak} \leq V_{(BR)DSS}$

■ Thermal Characteristics

Parameter	Symbol	Value	Unit	Note
Thermal resistance, junction-case max	R_{thjc}	3.5	$^\circ\text{C}/\text{W}$	
Thermal resistance, junction-ambient max	R_{thja}	62.5	$^\circ\text{C}/\text{W}$	
Soldering temperature, wavesoldering only allowed at leads ⁽³⁾	T_{sold}	260	$^\circ\text{C}$	reflow MSL1

3) This parameter can be changed according to internal circumstances

■ Static Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Drain – Source Breakdown voltage	V _{(BR)DSS}	700	-	-	V	V _{GS} = 0V, I _D = 0.25mA
Gate Threshold Voltage	V _{GS(th)}	2	3	4	V	V _{DS} = V _{GS} , I _D = 0.25mA
Zero Gate Voltage Drain Current	I _{DSS}	-	-	1	uA	V _{DS} = 700V, V _{GS} = 0V
Gate Leakage Current	I _{GSS}	-	-	100	nA	V _{GS} = ±30V, V _{DS} = 0V
Drain-Source On State Resistance	R _{DS(ON)}	-	0.81	0.9	Ω	V _{GS} = 10V, I _D = 1.5A

■ Dynamic Characteristics (T_c=25°C unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Capacitance	C _{iss}	-	368	-	pF	V _{DS} = 100V, V _{GS} = 0V, f = 400kHz
Output Capacitance	C _{oss}	-	16	-		
Reverse Transfer Capacitance	C _{rss}	-	1.2	-		
Effective Output Capacitance Energy Related ⁽⁴⁾	C _{o(er)}	-	11	-		
Turn On Delay Time	t _{d(on)}	-	11	-	ns	V _{GS} = 10V, R _G = 25Ω, V _{DS} = 350V, I _D = 5A
Rise Time	t _r	-	19	-		
Turn Off Delay Time	t _{d(off)}	-	64	-		
Fall Time	t _f	-	19	-		
Total Gate Charge	Q _g	-	11	-	nC	V _{GS} = 10V, V _{DS} = 560V, I _D = 5A
Gate – Source Charge	Q _{gs}	-	2.8	-		
Gate – Drain Charge	Q _{gd}	-	4.1	-		
Gate Resistance	R _G	-	21	-	Ω	V _{GS} = 0V, f = 1.0MHz

4) C_{o(er)} is a capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0V to 80% V_{(BR)DSS}

■ Reverse Diode Characteristics ($T_c=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Continuous Diode Forward Current	I_{SD}	-	-	7.3	A	
Diode Forward Voltage	V_{SD}	-	-	1.4	V	$I_{SD} = 5\text{A}, V_{GS} = 0\text{V}$
Reverse Recovery Time	t_{rr}	-	265	-	ns	$I_{SD} = 5\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ $V_{DD} = 100\text{V}$
Reverse Recovery Charge	Q_{rr}	-	1.9	-	μC	
Reverse Recovery Current	I_{rrm}	-	14.1	-	A	

■ Characteristic Graph




Fig.7 Gate charge




Fig.8 Capacitance characteristics




Fig.9 VGS(th) variation vs. temprature (nomalized)




Fig.10 Maximum drain current vs. case temperature




Fig.11 Power dissipation




Fig.12 Output capacitance stored energy




Fig.13 Transient thermal impedance





Fig.14 Safe operating area



■ Test Circuit




Fig15-1. Gate charge measurement circuit




Fig15-2. Gate charge waveform




Fig16-1. Diode reverse recovery test circuit




Fig16-2. Diode reverse recovery test waveform




Fig17-1. Switching time test circuit for resistive load




Fig17-2. Switching time waveform




Fig18-1. Unclamped inductive load test circuit





Fig18-2. Unclamped inductive waveform


Physical Dimension
TO-252 (2L)


Symbol	Dimension (mm)		
	Min	Nom	Max
E	6.35	-	6.73
L	1.40	1.52	1.78
L1	2.74 REF		
L2	0.508 BSC		
L3	0.89	-	1.27
L4	-	-	1.02
L5	-	-	1.52
D	5.97	6.10	6.22
H	9.40	-	10.41
b	0.64	-	0.89
b2	0.76	-	1.14
b3	4.95	-	5.46
e	2.286 BSC		
A	2.18	-	2.39
A1	-	-	0.13
c	0.46	-	0.61
c2	0.46	-	0.89
D1	5.21	-	-
E1	4.32	-	-
Θ	0°	-	10°

Note : Package body size, length and width do not include mold flash, protrusions and gate burrs.

DISCLAIMER:

The Products are not designed for use in hostile environments, including, without limitation, aircraft, nuclear power generation, medical appliances, and devices or systems in which malfunction of any Product can reasonably be expected to result in a personal injury. Seller's customers using or selling Seller's products for use in such applications do so at their own risk and agree to fully defend and indemnify Seller.

Magnachip reserves the right to change the specifications and circuitry without notice at any time. Magnachip does not consider responsibility for use of any circuitry other than circuitry entirely included in a Magnachip product.  Magnachip is a registered trademark of Magnachip Semiconductor Ltd.