|
|
-
¸Å±×³ªÄ¨Àº °í°´ÀÌ ¿ä±¸ÇÏ´Â ´Ù¾çÇÑ ¼³°è Á¶°ÇÀ» ÃæÁ·½Ã۱â À§ÇØ ±¤¹üÀ§ÇÑ Digital & Analog IP Cores & Services¸¦ Á¦°øÇÕ´Ï´Ù. À̸¦ ÅëÇØ ¸Å±×³ªÄ¨ °í°´µéÀº System Architecture¸¦ ÃÖÀûÈÇϰí, °íÀ¯ Proprietary ±â´ÉÀ» °³¹ßÇÏ´Â µ¿½Ã¿¡ Áö¼ÓÀûÀ¸·Î Áõ°¡ÇÏ´Â Time Constraint¸¦ ±Øº¹ÇÒ ¼ö ÀÖ½À´Ï´Ù. ¸Å±×³ªÄ¨Àº Product Proven ¶Ç´Â Silicon Proven ±âÁØ¿¡ ÀÇÇØ Verification Levelº°·Î IP ¸®½ºÆ®¸¦ ºÐ·ùÇϰí, Àü¹®¼ºÀ» °¡Áø ÆÄÆ®³Ê ±â¾÷µé°ú Àû±Ø Çù·ÂÇÔÀ¸·Î½á ¸Å±×³ªÄ¨ °í°´µéÀÌ ¸ðµç IP ¿ä°Ç¿¡ ´ëÇØ ½Å¼ÓÇÏ°Ô ´ëÀÀÇÒ ¼ö ÀÖµµ·Ï Áö¿øÇϰí ÀÖ½À´Ï´Ù.
-

-
¸Å±×³ªÄ¨Àº ARM, Synopsys, eMemory, Sidense, 3DSP, e-MDT, FTD, Syncoam, Syntest, Wipro, QualCore Logic, Zaram µî ¾÷°è ¼±µµ IP ¾÷üµé°ú System on Chip(SOC) Á¦ÈÞ¸¦ ü°áÇß½À´Ï´Ù. À̸¦ ¹ÙÅÁÀ¸·Î ¸Å±×³ªÄ¨Àº °í°´µé¿¡°Ô I/O, Mixed Signal, MPU/MCU, DSP, Bus Interface µî SOC ¼³°è¸¦ À§ÇÑ IP¸¦ Á¦°øÇÕ´Ï´Ù. ¶ÇÇÑ ARM, DSP Group, Synopsys, WDC, Artisan, Mentor Graphics µî°úÀÇ ¶óÀ̼¾½º ü°áÀ» ÅëÇØ IP Æ÷Æ®Æú¸®¿À¸¦ º¸°ÇÔÀ¸·Î½á Peripheral & Consumer Cores & Design Service¸¦ Á¦°øÇϰí ÀÖ½À´Ï´Ù. ÀÌ ¿Ü¿¡µµ ÀÚü °³¹ßÇÑ Library Cells, Analog IPs, Embedded Memory Block µîÀ» Á¦°øÇÕ´Ï´Ù.
|